A VHDL Primer, 3e
This book introduces the VHDL language to the reader at the beginner's level. It presents a subset of VHDL consisting of commonly used features that make it both simple and easy to use. The extensive hardware modeling coverage includes modeling of regular structures, delays, conditional operations, state machines, Moore and Mealy FSMs, clock dividers and much more.
About the Author
J. bhasker (ph.d., university of minnesota) is a member of the technical staff at at& t bell laboratories, Allentown, pa, where he is currently working on a high-level synthesis tool that would synthesize netlists from c or vhdl behavioral descriptions. He teaches courses on vhdl and vhdl synthesis to internal at&t designers as well as at lehigh university.
| Book | |
|---|---|
| Author | Jayaram Bhasker |
| Pages | 416 |
| Year | 2015 |
| ISBN | 9789332557161 |
| Publisher | Pearson |
| Language | English |
| Uncategorized | |
| Edition | 3/e |
| Weight | 358 g |
| Dimensions | 20.3 x 25.4 x 4.7 cm |
| Binding | Paperback |